RTL Design Engineer X 10 Vacancies

15~20K 人民币/每月

全职
经验不限
刷新于 3 小时前
33 查看
5 申请
上海
分享
工作职责
Working Location: Hong Kong / China - Shenzhen
职位要求
1. Master's or doctoral degree in relevant science and engineering disciplines such as electronics, computer science, physics, mathematics, etc. 2. Experience in RTL design using System Verilog. 3. Good ability in writing Python/Perl/Tcl scripts. 4. Knowledge of power optimization. 5. Knowledge of RISC-V instruction set, CPU architecture, and memory hierarchy is preferred. 6. Good knowledge of pipeline design principles. 7. Preferred to have experience with emulation technologies. 8. Proficiency in English listening, speaking, reading and writing. 9. Excellent learning ability, sense of responsibility and teamwork skills. 10. Experience in cross-region, cross-time zone and cross-language collaboration is preferred.
搜索你理想的职位
职位类别
城市或国家

最新博客

职位
人才
博客
我的